 |
 |
OrCAD Capture design entry´Â ¿À´Ã³¯ ÀüÀÚȸ·Î ¼³°èºÐ¾ß¿¡¼ °¡Àå º¸ÆíÀûÀ¸·Î »ç¿ëµÇ´Â ºü¸£°í
°·ÂÇÑ ¾÷°è Ç¥ÁØÀÇ ¹ü¿ë ȸ·Î¼³°èÆíÁý µµ±¸ÀÔ´Ï´Ù. ÅëÇÕ È¯°æ¿¡ ÀÇÇØ ÀϹÝÀûÀΠȸ·Îµµ ÀÔ·ÂÀº ¹°·Ð Block Diagram, º¹ÀâÇÑ PCB Block PCB, FPGA, CPLDµîÀÇ ¼³°è ´ë»ó¿¡ °ü°è¾øÀÌ ÀÔ·Â Tool·Î »ç¿ëÇÒ ¼ö ÀÖÀ¸¸ç ºü¸£°í Æí¸®ÇÑ User Interface¸¦ Á¦°øÇÕ´Ï´Ù.
½Ã½ºÅÛ ¼³°èÀÚ°¡ »õ·Î¿î ¾Æ³¯·Î±× ȸ·Î¸¦ ¼³°èÇϰųª, ±âÁ¸ÀÇ PCBÀÇ È¸·Îµµ¸éÀ» À籸¼º ¶Ç´Â HDL ¸ðµâ·Î µðÁöÅРȸ·Î¸¦ ±¸¼ºÇϰíÀÚÇÒ ¶§, OrCAD Capture´Â ÀÌ·¯ÇÑ ÀÔ·Â, ¼öÁ¤ ¹× °ËÁõ ÀÛ¾÷À» À§ÇÑ
¿Ïº®ÇÑ ÀÛ¾÷ȯ°æÀ» Á¦°øÇÕ´Ï´Ù. |
OrCAD Capture CIS (Component Information System)´Â ÃֽйöÀüÀÇ Capture¿¡ Part List ÀÛ¼º±â´É, ´ëÈ Çü½ÄÀÇ ºÎǰÁ¤º¸ ½Ã½ºÅÛÀ» ÅëÇÕÇѰÍÀ¸·Î CaptureÀÇ ¼³°èµµ¸éÀ» ¹þ¾î³ªÁö ¾Ê°í, ºÎǰ µ¥ÀÌÅͺ£À̽º³ª ÀÎÅͳݻóÀÇ ¿Â¶óÀÎ ºÎǰµ¥ÀÌÅÍ¿¡ Á¢¼ÓÇÏ¿© ¼±ÅÃÇÑ ºÎǰÀÇ Á¦Á¶ °ü·Ã µ¥ÀÌÅ͸¦ °Ë»öÇÏ°í µµ¸é¿¡ µî·Ï½Ãų ¼ö ÀÖ½À´Ï´Ù. |
|
| OrCAD Capture design entry, shown with optional CIS option, is your link to PCB system design. |
|
|
|
|