> Á¦Ç°¼Ò°³ > PCB / BGA Design > Allegro PCB Router

Allegro PCB router´Â °­·ÂÇϰí, ºü¸¥ Shape-based Autorouting, ³ôÀº ¿Ï¼ºµµ¸¦ Á¦°ø ÇÕ´Ï´Ù.
Allegro PCB routerÀÇ ¾Ë°í¸®ÁòÀº high-speed¼³°è ½Ã ¿ä±¸µÇ´Â ±â´É»Ó¸¸ ¾Æ´Ï¶ó °£´ÜÇÑ ¼³°è¿¡¼­
º¹ÀâÇÑ ¼³°è, ³·Àº ¹Ðµµ¼³°è¿¡¼­ ³ôÀº ¹Ðµµ¼³°è±îÁö ¸ðµç ¼³°è°¡ °¡´É Çϵµ·Ï µðÀÚÀεǾî ÀÖ½À´Ï´Ù.
ÀÌ °­·ÂÇÑ ¾Ë°í¸®ÁòÀº Routing¿¡ ÀÖ¾î °¡Àå È¿°úÀûÀÎ ¹è¼±±â´ÉÀ» °¡´ÉÇÏ°Ô ÇÕ´Ï´Ù.
Allegro PCB RouterÀº multipass, cost-based Ãæµ¹ µîÀÇ ¼Ö·ç¼Ç ¾Ë°í¸®ÁòÀ» »ç¿ëÇÏ¿© °¢ »óȲ¿¡
¸Â´Â ÃÖ°íÀÇ Routing ¼Ö·ç¼Ç ÀÔ´Ï´Ù.


¹°¸®Àû, Àü±âÀû Á¦¾àÁ¶°ÇÀ» ´Ù¾çÇÏ°Ô Àû¿ëÇÒ ¼ö ÀÖ´Â È®ÀåµÈ ·êÀ» Á¦°øÇÏ´Â Allegro PCB Router´Â
µðÀÚÀλóÀÇ ´Ù¾çÇÑ Routing¿ä¼Ò¸¦ ¸íÈ®ÇÏ°Ô Àû¿ëÇÒ ¼ö ÀÖ´Â À¯¿¬¼ºÀ» Á¦°øÇÕ´Ï´Ù.
»ç¿ëÀÚµéÀº ÀϹÝÀûÀÎ ¹°¸®Àû net rule ±×¸®°í º¹ÀâÇÑ class rule, hierarchical high- speed ruleÀ»
Á¤ÀÇ ÇÒ ¼ö ÀÖ½À´Ï´Ù.


Allegro PCB Router´Â Allegro PCB Editor¿Í ¿Ïº®ÇÏ°Ô ÅëÇյǾî ÀÖ¾î PCB Editor¿ÍÀÇ ÀÎÅÍÆäÀ̽º¸¦ ÅëÇØ ¸ðµç µðÀÚÀÎ Á¤º¸¿Í Á¦¾àÁ¶°ÇµéÀº ÀÚµ¿ÀûÀ¸·Î Allegro PCB Editor¿Í ¿¬°èµÇ¾î ¿Ïº®ÇÑ Routing
ÀÌ ³¡³­ ÈÄ¿¡´Â ¸ðµç Routing Á¤º¸°¡ ¾ç¹æÇâÀ¸·Î °øÀ¯°¡ °¡´ÉÇÕ´Ï´Ù.


Provides a scalable, cost-effective, proven interconnect solution
Offer a complete interconnect environment including floorplanning and routing
Speeds design with high-speed rule/constraint routing for delay, crosstalk,
impedance control, differential pairs, and net scheduling-including virtual pins.
Includes a comprehensive feature set.
Reduces route-fix-route iterations.
Allows shape-based, 45-degree, interactive, and automatic routing